

CLAIMS

What is claimed is:

- Dull Al*
- 5*
1. A semiconductor die assembly comprising:

a semiconductor substrate having a first surface and a second surface, wherein said semiconductor substrate includes at least one opening defined through said semiconductor substrate between said semiconductor substrate first surface and said semiconductor substrate second surface;

at least one semiconductor die having an active surface with at least one electrical connection area disposed on said semiconductor die active surface;

10 at least one adhesive tape interposed between and attaching said semiconductor die active surface and said semiconductor substrate first surface, wherein a width of said at least one adhesive tape extends proximate an edge of said at least one semiconductor die to proximate an edge of said at least one semiconductor substrate opening; and

15 said at least one semiconductor die oriented such that said at least one electrical connection area is aligned with ~~said at least one semiconductor substrate opening.~~

2. The semiconductor assembly of claim 1, wherein said width of said at least one adhesive tape extends beyond said edge of said at least one semiconductor substrate opening a distance into said at least one semiconductor substrate opening to provide a detectable surface within said at least one semiconductor substrate opening.

20  
25 3. The semiconductor assembly of claim 1, wherein said width of said at least one adhesive tape extends beyond said edge of said at least one semiconductor die a distance on said semiconductor substrate first surface to provide a detectable adhesive tape surface on said semiconductor substrate first surface.

- RECEIVED  
U.S. PATENT AND TRADEMARK OFFICE  
JULY 10 2008
4. The semiconductor die assembly of claim 1, further including at least one electrical connection extending between said at least one electrical connection area and at least one trace on said semiconductor substrate second surface.
5. The semiconductor die assembly of claim 4, wherein said at least one electrical connection comprises a bond wire.
6. The semiconductor die assembly of claim 4, wherein said at least one electrical connection comprises a TAB connection.
- 10
7. The semiconductor die assembly of claim 4, further including a glob top material disposed within said at least one semiconductor substrate opening encasing said at least one electrical connection.
- 15
8. The semiconductor die assembly of claim 7, further including an encapsulant material encasing said at least one semiconductor die and said glob top material.
- 20
9. The semiconductor die assembly of claim 1, wherein said at least one adhesive tape comprises a planar carrier film including a first surface having a first adhesive disposed thereon and a second surface having a second adhesive disposed thereon.
- 25
10. The semiconductor die assembly of claim 9, wherein a composition of said first adhesive differs from a composition of said second adhesive.
11. The semiconductor die assembly of claim 1, further comprising at least one fillet located proximate said at least one adhesive tape and said edge of said at least one semiconductor die.

12. The semiconductor die assembly of claim 1, further comprising at least one fillet located proximate said at least one adhesive tape and said edge of said at least one semiconductor substrate opening.

5 13. The semiconductor die assembly of claim 1, further comprising at least one fillet located proximate said at least one adhesive tape and said active surface of said at least one semiconductor die.

10 14. The semiconductor die assembly of claim 1, further comprising at least one fillet located proximate said at least one adhesive tape and said semiconductor substrate first surface.

15 15. A computer comprising:  
at least one semiconductor die assembly, said semiconductor die assembly comprising:  
a semiconductor substrate having a first surface and a second surface, wherein said semiconductor substrate includes at least one opening defined through said semiconductor substrate between said semiconductor substrate first surface and said semiconductor substrate second surface;  
at least one semiconductor die having an active surface with at least one electrical connection area disposed on said semiconductor die active surface;  
at least one adhesive tape interposed between and attaching said semiconductor die active surface and said semiconductor substrate first surface, wherein a width of said at least one adhesive tape extends proximate an edge of said at least one semiconductor die to proximate an edge of said at least one semiconductor substrate opening; and  
20 said at least one semiconductor die oriented such that said at least one electrical connection area is aligned with said at least one semiconductor substrate opening.  
25